

We Claim:

1. A method for synchronizing texture pipelines in a graphics engine, comprising:
loading polygon state variables into an accumulation portion of a plurality of sets of texture pipeline state variable queues; and
enabling a texture processing portion of a number of the sets of state variable queues corresponding to a number of parallel texture operations indicated by the polygon state variables.
2. The method of claim 1, wherein the loading further comprises for each texture pipeline state variable queue:
receiving the polygon state variables in a state variable accumulator; and
copying the received polygon state variables to a state variable latching register.
3. The method of claim 2, wherein the copying is performed prior to processing each polygon.
4. The method of claim 1, further comprising disabling the texture processing portions of the remaining sets of state variable queues.
5. The method of claim 4, further comprising removing power to the pipelines corresponding to the disabled texture processing portions.
6. A method of synchronizing multiple texture pipelines, comprising:
accumulating state variable data in each texture pipeline;
for a predetermined number N of the texture pipelines, advancing the accumulated state variable data to succeeding portions of the texture pipeline, N representing a number of textures to be applied to polygon data.
7. The method of claim 6, further comprising disabling remaining texture pipelines.
8. The method of claim 6, wherein the accumulating comprises:
receiving new state variable data, the new state variable data being defined differentially with respect to old state variable data previously accumulated, and

14. The texture processing system of claim 12, wherein said controller has a second control output adapted to trigger the transfer of state variables from the accumulation register to the corresponding latching register of each state variable queue.

15. A computer system, comprising:
a processor coupled to a bus;
a system memory in communication with the bus; and
a graphics processor comprising the texture processing system of claim 11.

2025042360